

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.

(19)



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11) Publication number: 2000113025 A

(43) Date of publication of application: 21.04.00

(51) Int. Cl

G06F 17/50
H01L 21/82

(21) Application number: 10288314

(71) Applicant: FUJITSU LTD

(22) Date of filing: 09.10.98

(72) Inventor: ISHII YUJI
KAWAGUCHI KUNIHIKO


(54) HARD MACRO PREPARING METHOD,
SEMICONDUCTOR CHIP DESIGNING METHOD,
AND RECORDING MEDIUM

COPYRIGHT: (C)2000,JPO

(57) Abstract:


PROBLEM TO BE SOLVED: To more simplify a design which uses a hard macro.

SOLUTION: The input/output AC characteristics of the hard macro are previously specified, delay cells 15 and 16 are respectively provided on the input side and output side in the hard macro, and the signal propagation delay time of delay cells 15 and 16 is determined so as to satisfy this specification. This specification is made to satisfy such condition not to generate any timing error at D flip-flops 11 and 22 at the time of commonly supplying a clock CLK to the D flip-flops 20 and 22 and a clock input terminal CK of a hard macro 10A by arranging the D flip-flops 20 and 22 outside the hard macro 10A, directly connecting a data output terminal Q of the D flip-flop 20 to a data input terminal DI of the hard macro 10A and directly connecting a data input terminal D of the D flip-flop 22 to a data output terminal DO of the hard macro 10A.




【図4】

(A)は図2中の出力開ルーティングセルの構成例及びその動作の回路を示す図であら、(B)は(A)の回路をマイクロシシター




(A)




【図5】

本発明の第2実施形態のハードマクロの組成構成を示す回路図




【図6】

本発明の第3実施形態のハードマクロの組成構成を示す回路図



【図8】

図7のハードマクロを用いて半導体チップ上に設計された回路の一部を示す図



【図8】